文介绍如何在 vivado 开发教程(一) 创建新工程 的基础上, 使用IP集成器, 创建块设计.  点击vivado 开发教程 汇总, 查看教程的其他内容.

创建基本的MicroBlaze系统

• 点击Vivado 左侧流程导航器中的"IP INTERGRATOR" 下的 "Create Block Design".

https://img-blog.csdnimg.cn/20190106113705397.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2ZhbHdhdA==,size_16,color_FFFFFF,t_70

• 点击"Diagram"中心的"+", 或者使用快捷键"Ctrl+I", 或者右键选择菜单"Add IP", 选择"MicroBlaze" ,双击加入到块设计中.

https://img-blog.csdnimg.cn/20190106124456156.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2ZhbHdhdA==,size_16,color_FFFFFF,t_70

• 点击"Diagram"窗口中的"Run Block Automation", 运行块自动化. 在弹出的对话框中,根据需要修改选项, 这里先不做任何修改, 点击"OK"完成.

https://img-blog.csdnimg.cn/20190106125036656.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2ZhbHdhdA==,size_16,color_FFFFFF,t_70

• 继续点击"Diagram"窗口中的"Run Block Automation", 运行块自动化, 设置时钟和复位信号.

https://img-blog.csdnimg.cn/20190106125427714.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2ZhbHdhdA==,size_16,color_FFFFFF,t_70

https://img-blog.csdnimg.cn/20190106125534146.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2ZhbHdhdA==,size_16,color_FFFFFF,t_70

https://img-blog.csdnimg.cn/20190106125600912.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2ZhbHdhdA==,size_16,color_FFFFFF,t_70

• 在"Diagram"窗口中,右键选择菜单"Regenerate Laout", 重新生成布局, 如下图所示:

https://img-blog.csdnimg.cn/20190106140012891.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2ZhbHdhdA==,size_16,color_FFFFFF,t_70

添加外设

• 在"Diagram" 窗口中添加"AXI GPIO" IP核, 点击"Diagram"窗口顶部的"Run Connection Automation", 运行连接自动化. 按下图进行配置, 配置完成后, 点击"OK".

https://img-blog.csdnimg.cn/20190106140624206.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2ZhbHdhdA==,size_16,color_FFFFFF,t_70

https://img-blog.csdnimg.cn/20190106140700628.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2ZhbHdhdA==,size_16,color_FFFFFF,t_70

• 在"Diagram"窗口中,右键选择菜单"Regenerate Laout", 重新生成布局, 如下图所示:

https://img-blog.csdnimg.cn/20190106141047895.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2ZhbHdhdA==,size_16,color_FFFFFF,t_70

• 按照上面的步骤,继续添加串口IP("AXI Uartlite").

https://img-blog.csdnimg.cn/20190106141817787.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2ZhbHdhdA==,size_16,color_FFFFFF,t_70

• 在"Diagram"窗口中,右键选择菜单"Validate Design" 或使用快捷键"F6", 验证设计. 验证通过后, 关闭"Block Design" 窗口.

生成输出产品(Generate Output Products)

• 切回工程管理("PROJECT MANAGER" )视图, 在 "system(system.bd)"上右键选择菜单"Generate Output Products", 生成输出产品. 

https://img-blog.csdnimg.cn/2019010614334871.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2ZhbHdhdA==,size_16,color_FFFFFF,t_70

• 在弹出的对话框中,设置并行运行数量(Number of jobs), 点击"Generate" 按钮, 等待生成完成.生成过程中, 内存占用和CPU占用会急剧飙升.
• https://img-blog.csdnimg.cn/20190106143518467.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2ZhbHdhdA==,size_16,color_FFFFFF,t_70

创建HDL包装(HDL Wrapper)

• 在 "system(system.bd)"上右键选择菜单"Create HDL Wrapper". 在弹出的对话框中,点击"OK"即可, 生成的"system_wrapper"会自动被设置为顶层.

https://img-blog.csdnimg.cn/20190106142616802.png?x-oss-process=image/watermark,type_ZmFuZ3poZW5naGVpdGk,shadow_10,text_aHR0cHM6Ly9ibG9nLmNzZG4ubmV0L2ZhbHdhdA==,size_16,color_FFFFFF,t_70