加载中…
个人资料
  • 博客等级:
  • 博客积分:
  • 博客访问:
  • 关注人气:
  • 获赠金笔:0支
  • 赠出金笔:0支
  • 荣誉徽章:
正文 字体大小:

Quartus II中状态机的编写规则

(2010-07-21 09:38:28)
标签:

ic

fpga

quartus

状态机

it

分类: FPGA_QuartusII

编译器识别状态机的条件:

1.表现状态机的信号或变量必须为枚举类型。

2.状态转移必须由clk触发,并且是用IF语句检测的上升沿进行转移。

3.状态转移到下一个状态由CASE语句判断

4.所有信号,变量赋值都要放在状态机进程里进行。

5.状态机的状态必须多于两个状态。

原文如下:

The Compiler recognizes state machines and reports them as such in the

State Machines section of the Report window only if all of the following

conditions are met:
1.The type of the signal or variable that represents the state machine

must be an enumerated type.
2.The Process Statement that describes the state machine must be

clocked, and must contain an If Statement that checks for a positive

edge of the clk control signal.
3.The state machine behavior, that is, the next-state logic, is defined

with Case Statements at the top level.
4.All assignments to the signal or variable that represents the state

machine are within the process.
5.The state machine must have more than two states.

0

阅读 收藏 喜欢 打印举报/Report
  

新浪BLOG意见反馈留言板 欢迎批评指正

新浪简介 | About Sina | 广告服务 | 联系我们 | 招聘信息 | 网站律师 | SINA English | 产品答疑

新浪公司 版权所有